SUMMARY Per-test diagnosis based on the X-fault model is an effective approach for a circuit with physical defects of non-determinisa circuit with physical defects of non-deterministic logic behavior. However, the extensive use of vias and buffers in a deepsubmicron circuit and the unpredictable order relation among threshold voltages at the fanout branches of a gate have not been fully addressed by conventional per-test X-fault diagnosis. To take these factors into consideration, this paper proposes an improved per-test X-fault diagnosis method, featuring (1) an extended X-fault model to handle vias and buffers and (2) the use of occurrence probabilities of logic behaviors for a physical defect to handle the unpredictable relation among threshold voltages. Experimental results show the effectiveness of the proposed method.
Introduction
Fault diagnosis is the most widely used approach to help localize physical defects in a failing LSI circuit [1] . In fault diagnosis, a fault model in an abstract circuit model (usually a gate-level netlist) is used to represent the logical behavior of physical defects in an actual LSI circuit. A fault is considered responsible if the simulated response of the fault in the circuit model matches the observed response of the failing circuit under certain criteria used in a fault diagnosis procedure [2] . The locations of physical defects are then identified with the help of the layout information on such responsible faults. Clearly, a good fault model and a good diagnosis procedure are needed in order to obtain sufficient resolution in fault diagnosis.
A good fault model for fault diagnosis needs to closely resemble underlying physical defects and compensate for the modeling gap between logical faults and physical defects with respect to two attributes: location and logical behavior. In a gate-level circuit model, the location attribute is one or more nets or pins, and the logical behavior attribute is one or more logic values. Fault modeling defines these attributes in a general manner. On the other hand, Physical defects can be characterized from three aspects: complexity (simple or complex), temporality (static or dynamic), and cardinality (single or multiple). A simple defect forces a single site to a fixed logic value of 0 or 1. A complex defect, such as a resistive short or open, causes multiple effects around the defect site. For example, a complex defect in a fanout gate forces its output to an intermediate voltage and multiple faulty logic values may appear at its fanout branches depending on the threshold voltages of the branches [7] . A static defect shows the same behavior for all input vectors, while a dynamic defect changes its behavior for different input vectors because the strength of a signal may vary for different input conditions. Finally, a circuit may contain a single or multiple defects.
The defect complexity issue has been addressed by using a set of simple fault models or by using a realistic fault model. For example, [3] uses four fault models to cover various defects. On the other hands, various realistic fault models, such as stuck-open [3] , bridging [4] , [5] , transistor leakage [6] , and Byzantine [7] , [8] , better reflect actual defect mechanisms.
Recently, a new realistic fault model, called the X-fault model [9] , [10] , has been proposed for modeling complex defects, especially those with unpredictable and nondeterministic logic behavior. The X-fault model represents all possible behaviors of any defect or defects in a gate and/or on its fanout branches by assigning different X symbols to the fanout branches. This makes the X-fault model highly accurate since no defect information is lost in fault modeling. In addition, partial symbolic fault simulation, instead of full symbolic fault simulation [8] , is used in X-fault simulation in order to achieve high time efficiency. Since an ever-increasing portion of physical defects in deep-submicron LSI circuits manifest themselves by unpredictable and non-deterministic logic behavior [11], using X-fault model in fault diagnosis is becoming more and more advantageous.
On the other hand, Per-test fault diagnosis is gaining popularity as an effective approach to handle the cardinality and temporality issues of complex defects [12] . The basic idea is to process failing vectors separately, one at a time, in fault diagnosis, based on the observation that only one of the multiple defects in an LSI circuit may be activated by one failing vector in some cases. This allows a single fault model to be assumed for the activated defect and a relatively easy fault diagnosis procedure based on single fault simulation to be used for multiple and/or dynamic defects.
Several per-test fault diagnosis methods have been pro- In the conventional X-fault model [9] , the existence of vias is ignored. This is illustrated in Fig. 1 Fig. 2 , where the gate G has a defective voltage Vm, which may be intermediate. In Fig. 2 (a • Size:
The number of X-faults in a circuit is manageable since it is equal to the number of gates in the circuit.
• An example is shown in Fig. 4 .
In Fig. 4 (a), X-injection assigns 3 initial X symbols, X 1(b 1), X2 (b2 ), and X3 (b3 ), to the fanout branches, b1, b2, and b3, of the gate G1, respectively. In Fig. 4 (b is the set of primary outputs that is reachable from the gate with the X-fault f.
In Fig. 4 (c Diagnosis values are calculated for all failing vectors and faults, and they are stored in a table called a fault diagnosis table. Table 1 is an example fault diagnosis table which contains the average diagnosis value for each fault that is used in scoring a fault diagnosis result. Clearly, compared with a normal fault dictionary with only 0 and 1 entries, a fault diagnosis table contains more diagnostic information.
It is obvious that diagnosis values are calculated with unique matching criteria, which take the reachable range of primary outputs, the number of matched errors, and the depth of a fault into consideration [9] . Note that, however, this calculation method follows the assumption that all possible faulty logic combinations at the fanout branches of a gate are equally likely, which may not be true in reality. Figure 5 shows the per-test X-fault diagnosis flow [9] , which consists of two stages, one for collecting diagnostic information and the other for drawing diagnostic conclusion.
Per-Test X-Fault Diagnosis Flow
In Stagel (Information-Collecting), all X-faults are simulated for each failing vector, the simulated responses are compared with observed responses, and a diagnosis table is created. In Stage-2 (Diagnostic-Reasoning), a diagnosis result is produced from the fault diagnosis table. The basic processing is to find a minimal set of X-faults that cover all failing vectors corresponding to non-all-zero rows in a fault diagnosis table. Such a fault set is called a multiplet. Then, the score of each multiplet is calculated by adding up the diagnosis values of all composing X-faults. These scores are then used to determine the order of multiplets, and the X-faults in top multiplets form the final fault diagnosis result. Per-test X-fault diagnosis flow.
3. Improved Per-Test X-Fault Diagnosis 
Proof: Consider the general case shown in Fig. 7 Fig. 8 , since the occurrence probabilities of logic combinations at fanout branches, C1, C2, and C3, are 16%, 16%, and 32%, respectively, the occurrence probabilities of logic combinations at primary outputs, R1, R2, and R3 are also 16%,16%, and 32%, respectively.
New Diagnosis Value Calculation
In the conventional definition of diagnosis value [9] described in 2.3, it is assumed that all possible faulty logic combinations at the fanout branches of a gate are equally likely, which may not be true in reality. In the following, a new definition of diagnosis value is presented to take the difference in occurrence probabilities into consideration.
Generally, the simulated response SimRes(f,v)= {R1,R2,...,Rk} is compared with the observed response ObvRes(v) to extract diagnostic information, and the com- 
